Role of point defects and HfO2/TiN interface stoichiometry on effective work function modulation in ultra-scaled complementary metal-oxide-semiconductor devices
Gate-last TiN/HfO 2 band edge effective work functions using low-temperature anneals and selective cladding to control interface composition Recent publications in advanced high-k and metal gate (HK/MG) stack technology [1] [2] [3] [4] [5] [6] [7] [8] demonstrate the division between gate-first and gate-last strategies employed by those in the field. Gate-first HK/MG technologies have been presented for the 45 nm (Ref. 9 ) and 32 nm (Ref. 10) generations, while a number of researchers have investigated the ability to set near band edge work functions for gate-first using selective capping layers such as La 2 O 3 for N-metaloxide-semiconductor (NMOS) 11 and Al 2 O 3 for P-metal-oxidesemiconductor (PMOS). 12 However, there are a number of issues to using this technique particularly for PMOS where an ideal capping layer that does not cause equivalent oxide thickness (EOT) and mobility degradation has been elusive. 12 Conversely, gate-last technologies have also been demonstrated for the 45 nm (Ref. 13 ) and 32 nm (Refs. 14 and 15) generations, but less is known about the exact integration techniques and effective work function (EWF) setting mechanisms for the gate-last scheme. In this letter, band edge EWFs and the resulting low threshold voltages (V t s) for NMOS and PMOS are demonstrated using standard fab materials and processes by controlling the HK/MG interfacial composition and structure using different cladding layers and low temperature anneals. Additionally, the mechanism that N-induced dipoles at the HK/MG interface have a large effect on determining the PMOS EWF, suggested previously using first-principle calculations, 16 is demonstrated using backside dynamic secondary ion mass spectroscopy (DSIMS) experimental results.
Gate-last NMOS and PMOS field-effect transistors (FETs) were separately fabricated using a gate stack comprised of 1.0 nm thermally grown SiO 2 and 2.0 nm atomic layer deposition (ALD) HfO 2 using tetrakis dimethyl amino hafnium (TDMA-Hf) and ozone as the metal organic precursor and oxidant, respectively. A 60 s, 700 C post-deposition anneal was performed in N 2 after HfO 2 deposition. TiN metal gates of 10 nm thickness were deposited using radio frequency (RF) sputtering. Rapid thermal anneals (RTAs) were performed post-TiN deposition in trace O 2 in N 2 or in 10% O 2 in a balance of N 2 (10% O 2 /N 2 ) at atmospheric pressure for 30 s. Films of either 500 nm Al or W were RF sputtered as a cladding layer and metal contact prior to gate metal patterning. All devices underwent a 400 C forming gas anneal (FGA) in 10% H 2 in a balance of N 2 to complete processing. Cation-SIMS (CSIMS) 16 was performed on annealed samples of blanket 10 nm TiN films sputtered insitu following a thick amorphous-Si sputter deposition where the TiN is capped with Al or W cladding post-TiN anneal for direct comparison with the electrical test device samples. Backside DSIMS was performed on the device structures following thinning of the Si substrate to minimize any knockon effects from the metal cladding.
The C anneal in 10% O 2 /N 2 post-TiN deposition. The W-clad devices always exhibit a higher EWF than their Al-clad counterparts while the 10% O 2 /N 2 anneal shows significantly higher EWFs than the FGA-only samples (Fig. 2) .
Physical characterization of the gate stacks provides insight into the mechanisms occurring to set the various EWFs demonstrated in these materials systems. was not exposed to a post-TiN anneal allows for segregation of low-WF Al at the TiN/HfO 2 interface for those specific Al-clad samples. There is no analogous migration of the cladding metal for the W-clad samples, which explains the difference in the EWFs for the HfO 2 /TiN with no post-TiN anneal with the two different cladding layers. This Al segregation at the interface is critical in obtaining low NMOS V t . Interestingly, the samples exposed to the 450 C post-TiN anneal in 10% O 2 /N 2 show a significantly suppressed Al migration (although there is still more metal diffusion than for the W-clad samples) compared to the previous unannealed sample. (It is noted once again that the low temperature oxidizing anneals are performed post-TiN deposition prior to cladding layer deposition.) The increased oxygen levels in the TiN following that anneal apparently act as an Al diffusion barrier.
As reported previously, 16 by employing these different annealing ambients, the concentration of oxygen at the HfO 2 /TiN interface may be accurately controlled. However, it was previously postulated through analysis of density functional theory (DFT) calculations that the role of oxygen alone is incapable of producing the necessary shifts to achieve band-edge PMOS EWFs, even when considering the filling of oxygen vacancies in the HfO 2 . The simulation results (not shown) indicate that the dipoles resulting from the substitution of N with O in the bulk of the TiN result in only DEWF $ 30 meV due to metallic screening within the electrode. The filling of O-vacancies (8.3% concentration) in the HfO 2 increases the EWF by $120 meV, which is a much smaller amount than the observed V t shifts. To confirm this experimentally, TiN/SiO 2 gate stacks (i.e., without HfO 2 ) were fabricated and exposed to the same annealing conditions described above. An EWF increase of $400 meV after the 450 C 10% O 2 /N 2 post-TiN anneal is observed (Fig. 4) . Assuming that SiO 2 has a lower concentration of O-vacancies than HfO 2 , the filling of O-vacancies in the HfO 2 is not adequate by itself to explain the EWF shift.
The DFT simulations suggest that the largest effect on the EWF is dipoles resulting from N atoms, displaced from the TiN during the low temperature oxidizing anneal, migrating to the metal/dielectric interface. 16 Backside DSIMS analysis of these gate stacks provides evidence that this N displacement truly is occurring. As can be seen in It should also be noted that the EOT and the subthreshold slopes of the differently processed devices are identical, regardless of whether they were exposed to a 450 C 10% O 2 /N 2 post-TiN anneal or not. This suggests that the lowtemperature oxidizing anneals do not significantly degrade the electrical thickness or channel interface.
In summary, low NMOS and PMOS V t of TiN/HfO 2 gate stacks with minimal EOT and interface degradation can be obtained via low temperature anneal and selective cladding layers using only fab-friendly materials and processes. For NMOS work functions, Al migration from the cladding to the TiN/HfO 2 interface during FGA in conjunction with low O concentration in the TiN enables a low EWF. For PMOS work functions, the use of non-migrating W cladding along with a N-induced dipole, resulting from displacement of N during the low temperature oxidizing anneal of the TiN, facilitates a high EWF. 
